This work presents a low power cascaded sigma-delta modulator (SDM) for W-CDMA and GSM dual bandwidth applications. This proposed SDM has the characteristics of wide bandwidth for W-CDMA applications and has low noise floor in the lower frequency band for GSM applications. Low-distortion swing-suppressing SDM and interpolative SDM cascaded units are used in this modulator. The lowdistortion technique has the swing-suppressing characteristic, and it can reduce the power consumption and the resolution can be improved even under non-linearity effects. We also optimize the architecture to reduce the components to reduce the power consumption. The circuit is implemented in a standard 0.18-µm 1P6M CMOS technology. For the W-CDMA applications, the measurements indicate a dynamic range of 68dB and a SNDR of 61dB. For the GSM applications, the measurements indicate a dynamic range of 76dB and a SNDR of 70dB. The core area is 0.84mm 2 , and the power consumption is 28-mW at 1.8V.
Introduction
In a wireless communication system, the receiver is a key component for transferring signals. Generally, the receiver includes three modules, which are RF-band module, IF-band mixer, and base-band modulation module, respectively. With the improvement of the VLSI technique, all of these modules are expected to integrate for less chip area, low cost, and low power consumption. Therefore, SOC (system on a chip) and low power consumption are the most important concepts in the development for the 3G wireless communication system [1] . In the applications for the third-generation (3G) wireless communication systems, the analog-to-digital (A/D) converters play an important role in the receiver architecture, and these A/D converters have to be designed with highspeed, wide-bandwidth, and high-resolution characteristics. Another issue of interest is power-reduction strategies in the A/D converter, and therefore optimizing the power distribution among the sigma-delta modulator is necessary. In our approach, a multi-stage architecture cascaded by a lowdistortion swing-suppressing SDM [2] and an interpolative SDM [3] is presented. In a low-distortion approach, the signal swing is suppressed, and therefore the power consumption can be reduced significantly [2] . Besides the signal swing consideration, we try to optimize the components of the modulator to reduce the power consumption. In addition to the power consumption the low-distortion and swingsuppressing technique can improve the SDM performance even under non-linearity effects [2] . The interpolative SDM at the second stage can suppress the high-band noise. The circuits are operated with a sampling rate of fs=32 MHz. It achieves a 68dB dynamic range in the 2MHz W-CDMA bandwidth, and 76dB dynamic range in the 200KHz GSM bandwidth. This paper is organized as follows: Section II describes the SDM architectures. The SDM design and circuits implementation are discussed in Section III. The experimental results and comparisons are given in Section IV. Finally the conclusion is made in Section V.
Sigma Delta Modulator Architecture
In the wide bandwidth approaches, the multi-stage noise shaping (MASH) with multi-bit quantizers [4] and the interpolative architecture [3] are usually discussed [5] . In our approach, shown in Figure 1 , a fifth-order two-stage modulator, which combines a second-order low distortion swing suppression SDM and a third-order multi-bit interpolative SDM is presented. Mason's gain theorem can be used to analyze Figure 1 , and the relevant equations are:
where E D (z) is the multi-bit DAC (digital-to-analog converter) non-linearity error, and E 1 (z) and E 2 (z) are the 1.5-bit and 4-bit quantization noises, respectively. In the cancellation logic scheme, the two-stage outputs, Y 1 (z) and Y 2 (z), are combined using two digital filters, H 1 (z) and H 2 (z), to cancel the coarse quantization noise E 1 (z). The H 1 (z) and H 2 (z) transfer functions are equal to z -1 and (1-z -1 ) 2 , respectively. Output Y(z) can then be expressed as:
Note that a 4-bit quantizer is employed in the interpolative SDM and a 4-bit DAC is required in the feedback path.
Considering the accuracy of the 4-bit DAC circuits, a mismatch error is introduced by the component variations. In the conventional SDM, the DAC mismatch error is flattened on the baseband, however, the cascaded scheme is favored to avoid the non-linearity and gain matching issues related to the higher-bit DAC. From Equation (3), the 4-bit DAC mismatch error, E D (z), is multiplied by a second-order noise shaping (1-z -1 ) 2 . The noise can then be moved slightly out of the signal band. According to Figure 1 , the SDM is designed as a dualband system. The second-order low distortion swing suppression SDM in the first stage is suitable to GSM specifications and the cascaded fifth-order SDM is suitable for the W-CDMA approach. Because of the nonlinearity effects of the conventional second-order SDM, it has serious nonlinearity distortion problems. To overcome the nonlinearity distortion problems, high OSR is usually applied in the architecture, and therefore it is restricted to low or mid bandwidth applications. When carefully analyzing the signal flows of Figure 1 , we can find that the error signal E 1 (z) is the difference between the input signal X(z) and output signal Y 1 (z), and the noise-shaping mechanism of Figure 1 tries to minimize the difference in the desired frequency band. When the effects of the nonlinear amplifier DC-gain, slew rate limitation, and incomplete setting noise are considered, the harmonic components of the input signal can be created at the integration outputs, I 1 (z) and I 2 (z) [2] . Because the input signal X(z) can be cancelled out from I 1 (z) and I 2 (z), this can be achieved by making STF(z)=1. Based on this idea, a low-distortion second-order SDM is proposed in the first stage. The second integrator is replaced by an inverting integrator and the coefficients in the forward path are equal to 1. The STF and NTF of this SDM are given as follows:
Under this architecture, the NTF is unaffected, but the integrators only process the quantization noises and the performance requirements for the integrators can be significantly relaxed. The proposed architecture has the characteristic of swing suppression. The integrator output swing should be reduced to avoid the nonlinearity and overload in the low power supply voltage SDM. The transfer functions of I 1 (z) and I 2 (z) are expressed as [6] :
From Equations (9) and (10), I 1 (z) and I 2 (z) contain only quantization noise and E 1 (z), and do not have input signal X(z). Therefore, the integrator output swings of the proposed architecture are smaller than that of the conventional architecture.
Circuit Level Implementation
Fully differential switched capacitor integrators are used in our proposed SDM. The first switched capacitor integrator is a critical circuit in the modulator. To reduce the clock feedthrough and charge injection errors, the switches controlled by nonoverlaping clocks and delayed clock versions are used on the sampling switches. Figure 3 illustrates the first stage second-order SDM that incorporates 1.5-bit (3-level) feedback reference voltages, V fp , V fn , and V cm , at the input sampling network. The 1.5-bit quantizer can suppress the integrator output swing and contain the single-bit feedback characteristic. The summing stage uses passive SC network without op-amp in order to reduce power consumption [7] , and the circuit is shown in Figure 4 . The second stage is designed by a third-order interpolative SDM with a 4-bit quantizer and DAC feedback that is shown in Figure 5 . The type of the amplifier topology plays a critical role in the low-voltage, high speed, and low-power integrator design. Here a fully differential folded-cascode OTA with gain-boosting technique is applied to the first-stage secondorder SDM. To reduce the power dissipation, the OTA without gain-boosting technique [8] is applied to the secondstage third-order interpolative SDM. Because the fully differential opamps are used in the proposed SDM, a common mode feedback (CMFB) circuit must be used. In order to save the power, a switched-capacitor CMFB circuit is used in the opamps. The key performance parameters of the opamp are summarized in Table 1 . 
Experimental Results
The SDM applied in a dual-band GSM/W-CDMA application has been implemented in a one-poly six-metal 0.18-µm CMOS technology with MIM capacitor. The supply voltage, sampling frequency, and bandwidth of the modulator are equal to 1.8V, 32MHz and 200KHz/2MHz (i.e. OSR=80/8), respectively. The measured peak SNDR for W-CDMA is 61dB and for GSM is 70dB. The FFT of the SDM output spectrum is shown in Figure 6 , where a frequency of 200KHz and amplitude of -8dB input signal is applied. The power dissipations of the GSM and W-CDMA are 10.5-mW and 28-mW, respectively. Figure 7 shows the measured SNDR versus input signal power. Table 2 summarizes the overall circuit performance. Table 3 shows the Figure-of-Merit (FOM) parameter of the SDM [4, 5, 9, 10] . The FOM equation is given as follows:
where Power(W) denotes the power consumption of the modulator in Watt; f BW is the modulator bandwidth in Hz, and ENOB, the equivalent number of bits, is related to the SNRmax according to the formula SNRmax ≅ 6.02 × ENOB + 1.76 (dB). 
Conclusions
A lower power wide bandwidth SDM for the GSM/W-CDMA system was proposed and designed in this paper. To reduce the power consumption and the non-linearity effects of the analog circuits, the low-distortion swing-suppression technique is employed in the proposed approach. In order to achieve wide bandwidth operation the cascaded interpolative SDM is used to repress the quantization noise. The multi-bit solution is used to reduce the baseband quantization noise.
The measured results indicate that the proposed architecture has low power characteristic and good tolerance to circuit nonlinear effects and is suitable for wide bandwidth applications.
